



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



Publication number: **0 534 007 A1**

(12)

## EUROPEAN PATENT APPLICATION

(21) Application number: **91202503.8**

(51) Int. Cl.<sup>5</sup>: **H03F 1/32, H03F 3/45**

(22) Date of filing: **25.09.91**

Amended claims in accordance with Rule 86 (2) EPC.

(43) Date of publication of application:  
**31.03.93 Bulletin 93/13**

(84) Designated Contracting States:  
**AT BE CH DE DK ES FR GB GR IT LI LU NL SE**

(71) Applicant: **ALCATEL N.V.**  
**Strawinskylaan 341**  
**NL-1077 XX Amsterdam(NL)**  
Applicant: **BELL TELEPHONE**  
**MANUFACTURING COMPANY Naamloze**  
**Vennootschap**  
**Francis Wellesplein 1**  
**B-2018 Antwerp(BE)**

(72) Inventor: **Sevenhans, Joannes Mathilda**  
**Josephus**  
**Prins Kavellei 126**  
**B-2930 Brasschaat(BE)**  
Inventor: **van Paemel, Mark Gerrit Steven**  
**Jozef**  
**De Hulsten 8**  
**B-2980 Zoersel(BE)**

(74) Representative: **Vermeersch, Robert et al**  
**BELL TELEPHONE MANUFACTURING**  
**COMPANY Naamloze Vennootschap Patent**  
**Department Francis Wellesplein 1**  
**B-2018 Antwerpen (BE)**

(54) **Differential amplifier arrangement.**


(57) An operational transconductance amplifier (OTA) including a differential amplifier (M1/3) with a differential pair (M1/2) connected (VS) to a common current source (M3), and a control circuit (A, R1/2, M8/11) for obtaining a linear input voltage versus output current characteristic by maintaining the transconductance (gm) independent of the differential (VG2-VG1) and of the common mode (VG2 + VG1) input voltages.

The control circuit includes a negative feedback circuit with a comparator or operational amplifier (A) whose inputs are connected to the above connection point (VS) and to a reference terminal (Vref) whose voltage follows that of the differential inputs (VG1/2), the output of the comparator (A) controlling the current source (M3).

The slope of the linear characteristic can also be modified by changing the voltage at the reference terminal (Vref) via an external input voltage terminal (VC).

An additional current mirror circuit (M4/7), also controlled by the control circuit, is provided for suppressing the common mode output current in the differential pair (M1/2), this current being generated by the action of the control circuit on the current source (M3).

EP 0 534 007 A1



The present invention relates to a differential amplifier arrangement including a differential pair comprising two individual amplifier branches with first and second input terminals and connected in a junction point to a common branch including a current source, the current of said current source being regulated by a control circuit so as to linearize an input/output characteristic of said differential pair.

5 Such a differential amplifier arrangement is already known in the art, e.g. from the book "Analogue IC design : the current-mode approach", edited by C. Tomazou et al, IEE circuits and systems series 2, 1990, pages 197-202, and more particularly figure 5.12 thereof. In this known arrangement the control circuit is used to linearize the input voltage/output current characteristic of differential pair. This linearization is obtained by keeping the gain or the transconductance ( $g_m$ ) of the amplifier independent of the differential  
10 input voltage across the input terminals. To this end the control circuit includes an auxiliary differential pair of NMOS transistors which are controlled by the first and the second input terminals and of which the drain currents are applied in common via a mirror circuit to the gate electrode of a third NMOS transistor included in the common branch and constituting the regulated current source. The source electrodes of the NMOS transistors of the auxiliary differential pair are connected to a common voltage terminal to which a constant  
15 DC voltage source needs to be connected.

A problem with this known arrangement is that the control circuit is a feed forward circuit which puts stringent demands on the matching of all the MOS transistors of the arrangement in order to achieve the requested linearity. In more detail, the MOS transistors of the individual amplifier branches and these of the auxiliary differential pair have to match perfectly, as well as the PMOS transistors of the mirror circuit and the NMOS transistor of the mirror circuit with the third NMOS transistor. This leads to process constraints  
20 which are difficult to achieve.

An object of the present invention is to provide a differential amplifier arrangement of the above known type, but wherein the linearization of the input/output characteristic is achieved with matching a minimum number of active devices of the arrangement.

25 According to the invention this object is achieved due to the fact that said control circuit includes a negative feedback circuit with a comparator whose inputs are connected to a reference terminal to which a reference voltage is applied and to said junction point, and whose output controls said current source.

In this way, only the active devices of the individual amplifier branches have to match for obtaining the requested linearity, the negative feedback compensating possible mismatches between other devices of the  
30 arrangement.

Furthermore, when the voltage at the junction point deviates from the reference voltage, the negative feedback circuit modifies the current of the current source so as to align the voltage at the junction point to the reference voltage.

Another drawback of the control circuit of the known arrangement is that it requires the use of a  
35 constant DC voltage source, i.e. with a low impedance. Indeed, it can be proved that the above linearization is obtained as a result of the so-called "square law" of the MOS transistors. This law expresses the current flowing through a MOS transistor in function of the square of the voltage difference between the gate and source electrodes of this MOS. If the above voltage source is not perfect, its impedance will affect the current in the MOS's and the linearization cannot be achieved.

40 Another object of the present invention is to obtain the requested linear characteristic in a simple way without requiring an ideal voltage source, such a source being not easy to realize in practice.

According to the invention, this other object is achieved due to the fact that said comparator is an operational amplifier having a non-inverting and an inverting input, said junction point and said reference terminal being connected to said non-inverting and inverting inputs respectively.

45 Since both the junction point and the reference terminal are connected to the inputs of an operational amplifier which has a high input impedance no ideal voltage source needs to be provided for achieving the above linearization.

Until now it has been implicitly considered that the differential amplifier arrangement only receives perfectly symmetrical input signals across the differential first and second input terminals. This is however  
50 not always the case in practice and the linearization can then only be obtained by keeping the transconductance ( $g_m$ ) independent of the common mode voltage across the input terminals.

A further object of the present invention is to provide a differential amplifier arrangement of the above known type but which linearizes the input/output characteristic even when not symmetrical differential input signals are applied to the input terminals.

55 Also according to the invention this further object is achieved due to the fact that said reference terminal is so coupled to said input terminals that said reference voltage follows the common mode voltage on said input terminals.

In this way, the common mode voltage at the input terminals is compensated by the voltage at the junction point, this voltage being supplied by the control circuit.

In more detail, said control circuit further includes a first and a second interface means and a voltage divider, and that said reference terminal is a tapping point of said voltage divider whose input terminals are coupled through said first and second interface means to said first and second input terminals respectively.

By this circuit, the transconductance remains independent of the common mode voltage.

Still another object of the present invention is to obtain an adjustable gain or transconductance ( $g_m$ ) of the differential amplifier arrangement. By modifying the transconductance the slope of the above characteristic will also be modified.

This other object is achieved due to the fact that said control circuit further includes means to derive said reference voltage as a sum of said common mode voltage and a predetermined voltage.

As it can be proved mathematically, the transconductance ( $g_m$ ) is modified by modifying the voltage at the junction point. Because the latter voltage follows the reference voltage the control circuit associated with this reference voltage allows not only the linearization of the above characteristic but also the modification of the slope thereof.

This is achieved due to the fact that said first and second interface means are respectively connected in series with a second and third current sources, said output terminals of said voltage divider being connected to the junction points of said first interface means and said second current source and of said second interface means and said third current source, respectively, the current in said second and third current sources being regulated via a control input terminal through which said predetermined voltage is adjusted.

By modifying the signal at the control input terminal, the current in both the second and third current sources is modified. This leads to a variation of the voltage across the interface means, i.e. between the first/second input terminal and the input terminals of the voltage divider. As a result, the reference voltage, and thus also the voltage at the junction point, are modified. This voltage change at the junction point does not harm the above linearity since it is independent of the differential input voltage across the first and second input terminals.

When a common mode input voltage appears on the amplifier branches, the latter voltage is compensated by the control circuit as mentioned above. However, this compensation leads to the generation of a common mode current in the individual amplifier branches and this common mode output current may cause problems to the following circuits.

Also another object of the present invention is to suppress the common mode output current in the individual amplifier branches.

Also according to the invention, this other object is achieved due to the fact that the differential amplifier arrangement further includes current mirror circuitry controlled by said control circuit and of which the outputs are coupled to said individual amplifier branches for suppressing common mode output currents therein.

In more detail, said current mirror circuitry includes a fourth current source connected in series with a current mirror and a fifth and a sixth current sources connected in series with distinct ones of said individual amplifier branches and controlled by said current mirror.

The control circuit together with the current mirror circuitry eliminate the common mode output current in the following way. When a common mode input signal is applied to the differential amplifier, the control circuit modifies the reference voltage and thereby the voltage at the junction point by controlling the current of the first current source. As a result, a common mode output current is generated in the individual amplifier branches. However, according to the invention, this current is counterbalanced by a replica thereof which is generated by the current mirror circuitry under the control of the control circuit and which is also flowing through the individual amplifier branches but in the reverse direction.

The above mentioned and other objects and features of the invention will become more apparent and the invention itself will be best understood by referring to the following description of an embodiment taken in conjunction with the accompanying drawing which shows an operational transconductance amplifier OTA according to the invention.

The operational transconductance amplifier OTA shown is used as a basic building block in active analogue integrated filters where it is generally used in combination with a capacitance (not shown). It is then known as an OTA-C pair producing one pole, the location of the latter being linearly dependent on the overall transconductance  $g_m$  of the amplifier. Hence, by modifying  $g_m$ , the location of the pole can be changed and the OTA-C pair can be tuned to have a particular frequency response.

More particularly, the operational transconductance amplifier OTA is a differential input voltage to a differential output current transducer with an adjustable overall transconductance  $g_m$ . OTA has differential

voltage input terminal VG1 and VG2 and differential current output terminals I1 and I2. It mainly includes, coupled between power supply terminals VDD and VSS at which, e.g., 5 Volts and 0 Volt are respectively supplied, a differential pair of two individual amplifier branches each constituted by the drain-to-source path of a NMOS transistor M1/M2 and connected in common at a junction point VS to the drain electrode of another NMOS transistor M3 of which the source electrode is connected to VSS. The input terminals VG1, VG2 are connected to the source electrodes of M1, M2 and the drain electrodes of the latter transistors are connected to the output terminals I1, I2 respectively. Additionally to this classical differential amplifier structure, OTA includes between the terminals VDD and VSS, two branches which are each constituted by the series connection of the drain-to-source paths of NMOS transistors M8/M9 and M10/M11 respectively. The junction point VX of M8 and M10 is coupled to the junction point VY of M9 and M11 via a voltage divider constituted by the series connection of two identical resistors R1 and R2. The tapping point Vref of this voltage divider is connected to the inverting input (-) of a differential amplifier A to the non-inverting input (+) of which the junction point VS is connected and of which the output is connected to the gate electrode of the NMOS transistor M3. The input terminals VG1, VG2 are connected to the gate electrodes of the NMOS transistors M8, M9 respectively, whilst a control input terminal VC is connected to the gate electrodes of both the NMOS transistors M10 and M11.

Volages VG1, VG2, VS, VX, VY and Vref and currents I1 and I2 are present at the like-named terminals.

A first goal of the above described control circuit is to linearize the differential input voltage (VG2 - VG1) versus differential output current (I2 - I1) characteristic of the differential amplifier OTA. This linearization allows the differential amplifier to handle large signals, e.g. of 2.5 Volts peak-to-peak, without distortion. To this end, and as will be explained below, the overall transconductance gm of the differential amplifier is kept constant by maintaining the common voltage VS at the like-named junction point equal to the reference voltage Vref. This is realized by the operational amplifier A acting as a comparator for the two latter voltages and controlling the gate electrode of transistor M3 operating as a regulated current source able to modify the common voltage VS.

In more detail, the above linearization is based on the so-called "square law" of a differential amplifier and which can be expressed as :

$$I_d = k (V_G - V_S - V_T)^2 \quad (1)$$

where Id is the drain current, VG the gate voltage, VT the threshold voltage and k a conductance parameter dependent on processing parameters such as  $\mu$  and Cox of the MOS transistor of an amplifier branch, VS being the above common voltage.

Starting from this relation (1) and assuming that the NMOS transistors M1 and M2 are matched, the above mentioned transfer characteristic of the amplifier can be written as :

$$I_2 - I_1 = 2 k \cdot (V_{G2} - V_{G1}) \cdot \left( \frac{V_{G1} + V_{G2}}{2} - V_S - V_T \right) \quad (2)$$

where second order effects such as mobility reduction of the electrons and body effect have been neglected.

The overall transconductance gm of the operational amplifier can thus be written as :

$$g_m = 2 k \cdot \left( \frac{V_{G1} + V_{G2}}{2} - V_S - V_T \right) \quad (3)$$

From these relations it can be seen that the non-linearity of the above characteristic is caused by the common input voltage  $(V_{G1} + V_{G2})/2$  as well as by the dependence of VS on the differential mode input voltage  $(V_{G2} - V_{G1})$ .

If the differential input signals applied to the input terminals VG1 and VG2 are perfectly symmetrical, no common mode input voltage is present and it would be sufficient to keep the common voltage VS constant to obtain the above linearity. Because this common voltage VS is equal to the reference voltage Vref, it would then be enough to supply a constant DC voltage to the reference voltage terminal Vref. Moreover, the voltage source supplying this reference voltage needs not to have a low impedance because of the high input impedance of the operation amplifier A.

Unfortunately in practice a common mode input voltage is very often present and needs to be counterbalanced to ensure a constant value for the transconductance  $g_m$ . This is realized by controlling the common voltage  $V_S$  to follow the common mode input voltage  $(V_{G1} + V_{G2})/2$ .

In more detail the common mode input voltage is transmitted from  $V_{G1}$ ,  $V_{G2}$  to the terminals  $V_X$ ,  $V_Y$  via the gate-to-source path of the source-follower transistors  $M_8/M_9$  acting then as interface means. This common mode input voltage then appears at the voltage terminal  $V_{ref}$  and thus also at the junction point  $V_S$  owing to the comparator A and the regulated current source  $M_3$ .

From the above it follows that the linearization of the differential input voltage versus differential output current characteristic of the differential amplifier arrangement is obtained by keeping the overall transconductance  $g_m$  independent of both the differential voltage  $(V_{G2} - V_{G1})$  and the common mode voltage  $(V_{G1} + V_{G2})/2$ .

Since the present operational transconductance amplifier OTA is used in filters, it is also important to be able to change the overall transconductance  $g_m$  in order to tune the filter to a predetermined frequency response. This is a second goal of the control circuit described above.

Because the common voltage  $V_S$  is equal to the reference voltage  $V_{ref}$ , the above relation 3 may be written as:

$$g_m = 2 k \cdot \left( \frac{V_{G1} + V_{G2}}{2} - V_{ref} - V_T \right) \quad (4)$$

From this relation (4) it appears that the transconductance  $g_m$  can be modified by modifying the reference voltage  $V_{ref}$ , and this without affecting the above linearity.

Therefore, apart from the fact that the reference voltage  $V_{ref}$  follows the common mode input voltage  $(V_{G1} + V_{G2})/2$  as explained above, another voltage, e.g. a DC voltage, may be added (or subtracted) to  $V_{ref}$  for obtaining a predetermined transconductance  $g_m$ . This additional voltage is supplied to  $V_{ref}$  as derived from a control voltage  $V_C$  applied to the like-named control input terminal. The latter control voltage  $V_C$  controlling the currents flowing through both the NMOS transistors or current sources  $M_{10}$  and  $M_{11}$  whereby the voltages  $V_X$  and  $V_Y$  are modified. As a result, also the reference voltage  $V_{ref}$  is modified in function of  $V_C$  and the value of  $g_m$  changes accordingly.

It is to be noted that a modification of the transconductance  $g_m$  leads to a modification of the slope of the above mentioned linear characteristic.

The already described operational transconductance amplifier OTA further includes a common mode output current rejection circuit which is controlled by the comparator A so as to adjust common mode currents in the individual amplifier branches including the NMOS transistors  $M_1$  and  $M_2$ .

This circuit includes, between the voltage supply terminals  $V_{DD}$  and  $V_{SS}$ , the series connection of a diode connected PMOS transistor  $M_6$  with the drain-to-source path of NMOS transistor  $M_7$ , the output of the operational amplifier A being connected to the gate electrode of  $M_7$ . Furthermore, a PMOS transistor  $M_4/M_5$  is inserted between the voltage supply terminal  $V_{DD}$  and the drain electrode of the NMOS transistor  $M_1/M_2$  of each of the individual amplifier branches, the gate and source electrodes of  $M_6$  being connected in common to the gate electrodes of both the transistors  $M_4$  and  $M_5$ .

The purpose of this last circuit is to remove the common mode output current from the differential output currents  $I_1$  and  $I_2$  taken at the drain electrodes of  $M_1$  and  $M_2$  respectively. This unwanted common mode output current is generated by the controlling action of the above negative feed back loop of the control circuit. Indeed, any change of the common mode input voltage would lead, as explained above, to a change of the reference voltage  $V_{ref}$  and thus also to a change of the common voltage  $V_S$  at the like named junction point. As a consequence, the modification of  $V_S$  leads to the generation of a common mode current in the two amplifier branches and this current will appear in the output current causing damages to the following circuits.

The present circuit generates a replica from the common mode current and this replica is injected into the two amplifier branches to counterbalance the unwanted common mode current.

To this end, the current source  $M_7$  is controlled by the output of the comparator A - which also control the current source  $M_3$  for modifying the common voltage  $V_S$  - and the current generated by  $M_7$  is mirrored via  $M_6$  to the current sources  $M_4$  and  $M_5$  which in turn generate the replica of the unwanted common mode output current. This latter current is thereby removed from the differential output currents  $I_1$  and  $I_2$ .

It is to be noted that the present amplifier OTA is entirely integrated in an electronic chip and is able to handle signals over a large frequency range extending from audio to a few MHz.

While the principles of the invention have been described above in connection with specific apparatus, it is to be clearly understood that this description is made only by way of example and not as a limitation on the scope of the invention.

## 5 Claims

1. Differential amplifier arrangement including a differential pair (M1, M2) comprising two individual amplifier branches with first (VG1) and second (VG2) input terminals and connected in a junction point (VS) to a common branch including a current source (M3), the current of said current source being regulated by a control circuit (A; R1, R2; M8, M9; M10, M11) so as to linearize an input/output characteristic of said differential pair, characterized in that said control circuit (A; R1, R2; M8, M9; M10, M11) includes a negative feedback circuit with a comparator (A) whose inputs are connected to a reference terminal (Vref) to which a reference voltage (Vref) is applied and to said junction point (VS), and whose output controls said current source (M3).
2. Differential amplifier arrangement according to claim 1, characterized in that said comparator (A) is an operational amplifier having a non-inverting (+) and an inverting (-) input, said junction point (VS) and said reference terminal (Vref) being connected to said non-inverting and inverting inputs respectively.
3. Differential amplifier arrangement according to claim 1, characterized in that said reference terminal (Vref) is so coupled to said input terminals (VG1, VG2) that said reference voltage (Vref) follows the common mode voltage on said input terminals.
4. Differential amplifier arrangement according to claim 3, characterized in that said control circuit (A; R1, R2; M8, M9; M10, M11) further includes a first (M8) and a second (M9) interface means and a voltage divider (R1, R2), and that said reference terminal (Vref) is a tapping point of said voltage divider whose input terminals (VX, VY) are coupled through said first and second interface means to said first and second input terminals (VG1, VG2) respectively.
5. Differential amplifier arrangement according to claim 3, characterized in that said control circuit (A; R1, R2; M8, M9; M10, M11) further includes means (M8, M9; M10, M11; R1, R2) to derive said reference voltage (Vref) as a sum of said common mode voltage and a predetermined voltage.
6. Differential amplifier arrangement according to claims 4 and 5, characterized in that said first (M8) and second (M9) interface means are respectively connected in series with a second (M10) and third (M11) current sources, said output terminals (VX, VY) of said voltage divider (R1, R2) being connected to the junction points of said first interface means (M8) and said second current source (M10) and of said second interface means (M9) and said third current source (M11), respectively, the current in said second and third current sources being regulated via a control input terminal (VC) through which said predetermined voltage is adjusted.
7. Differential amplifier arrangement according to claim 1, characterized in that it further includes current mirror circuitry (M7, M6; M4, M5) controlled by said control circuit (A; R1, R2; M8, M9; M10, M11) and of which the outputs are coupled to said individual amplifier branches (M1, M2) for suppressing common mode output currents therein.
8. Differential amplifier arrangement according to claim 7, characterized in that said current mirror circuitry (M7, M6; M4, M5) includes a fourth current source (M7) connected in series with a current mirror (M6) and a fifth M4 and a sixth (M5) current sources connected in series with distinct ones of said individual amplifier branches and controlled by said current mirror.
9. Differential amplifier arrangement according to any of the previous claims, characterized in that said individual amplifier branches (M1, M2) and said current sources (M3, M10, M11, M7, M4, M5) each include at least one MOS transistor.
10. Differential amplifier arrangement according to claim 4 or 6, characterized in that said interface means (M8, M9) each include at least one MOS transistor.

11. Differential amplifier arrangement according to claim 4 or 6, characterized in that said voltage divider comprises a first (R1) and a second (R2) substantially equal resistors connected in series, the junction point of said resistors constituting said tapping point (Vref).

5 12. Differential amplifier arrangement according to any of the previous claims, characterized in that it is integrated in an electronic chip.

**Amended claims in accordance with Rule 86(2) EPC.**

10 1. Differential amplifier arrangement including a differential pair (M1,M2) comprising two individual amplifier branches with first (VG1) and second (VG2) input terminals, said amplifier branches including a first (M1) and a second (M2) input transistor respectively, said amplifier branches being connected to a common branch including a current source (M3) in a junction point (VS) which is connected to the sources/emitters of said first and second input transistors and the current of said current source being  
15 regulated by a control circuit (A; R1, R2; M8, M9; M10, M11) so as to linearize an input/output characteristic of said differential pair, characterized in that said control circuit (A; R1, R2; M8, M9; M10, M11) includes a negative feedback circuit with a comparator (A) whose inputs are connected to a reference terminal (Vref) to which a reference voltage (Vref) is applied and to said junction point (VS), and whose output controls said current source (M3).

20

25

30

35


40

45

50

55







European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number

EP 91 20 2503

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
X	US-A-5 028 881 (J.H. SPENCE) * column 2, line 67 - column 5, line 20; figure 1 *	1,2,9,12	H03F1/32 H03F3/45
A	EP-A-0 344 855 (N.V. PHILIPS'GLOEILAMPENFABRIEKEN) * the whole document *	3,4,11	
A	US-A-4 272 728 (H.A. WITTLINGER) * column 2, line 24 - column 4, line 37; figure 1 *	7,8	
A	GB-A-2 136 652 (CENTRE ELECTRONIQUE HORLOGER S.A.) * page 2, line 28 - page 3, line 4; figure 3 *	1,2	
			TECHNICAL FIELDS SEARCHED (Int. Cl.5)
			H03F
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 19 MAY 1992	Examiner TYBERGHEN G.M.
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons @ : member of the same patent family, corresponding document			

EPO FORM 1501 (01/91)